Power MOSFET

-20 V, -1 A, P-Channel SOT-23 Package

Features

 Ultra Low On–Resistance Provides Higher Efficiency and Extends Battery Life

$$R_{DS(on)} = 0.180 \Omega$$
, $V_{GS} = -10 V$
 $R_{DS(on)} = 0.280 \Omega$, $V_{GS} = -4.5 V$

- Power Management in Portable and Battery-Powered Products
- Miniature SOT-23 Surface Mount Package Saves Board Space
- Mounting Information for SOT-23 Package Provided
- Pb-Free Packages are Available

Applications

- DC-DC Converters
- Computers
- Printers
- PCMCIA Cards
- Cellular and Cordless Telephones

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	-20	V
Gate-to-Source Voltage - Continuous	V _{GS}	±20	V
Drain Current - Continuous @ $T_A = 25^{\circ}C$ - Pulsed Drain Current $(t_p \le 1 \mu s)$	I _D I _{DM}	-1.0 -2.67	А
Total Power Dissipation @ T _A = 25°C	P_{D}	400	mW
Operating and Storage Temperature Range	T _J , T _{stg}	- 55 to 150	°C
Thermal Resistance; Junction-to-Ambient	$R_{\theta JA}$	300	°C/W
Maximum Lead Temperature for Soldering Purposes, (1/8" from case for 10 s)	TL	260	°C


Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.



ON Semiconductor®

http://onsemi.com


V _{(BR)DSS}	R _{DS(on)} TYP	I _D MAX	
–20 V	148 mΩ @ –10 V	–1.0 A	



MARKING DIAGRAM/ PIN ASSIGNMENT



SOT-23 CASE 318 STYLE 21



P2 = Specific Device Code

M = Date Code= Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]		
NTR1P02T1	SOT-23	3000/Tape & Reel		
NTR1P02T1G	SOT-23 (Pb-Free)	3000/Tape & Reel		
NTR1P02T3	SOT-23	10,000/Tape & Reel		
NTR1P02T3G	SOT-23 (Pb-Free)	10,000/Tape & Reel		

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS	<u>.</u>	•			
Drain-to-Source Breakdown Voltage $(V_{GS} = 0 \text{ V}, I_D = -10 \mu\text{A})$ (Positive Temperature Coefficient)	V _{(BR)DSS}	-20	32		V mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 25^{\circ}\text{C})$ $(V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 150^{\circ}\text{C})$	I _{DSS}			-1.0 -10	μΑ
Gate-Body Leakage Current ($V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$)	I _{GSS}			±100	nA
ON CHARACTERISTICS (Note 1)					
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = -250 \mu A)$ (Negative Temperature Coefficient)	$V_{GS(th)}$	-1.1	-1.9 -4.0	-2.3	V mV/°C
Static Drain-to-Source On-State Resistance ($V_{GS} = -10 \text{ V}$, $I_D = -1.5 \text{ A}$) ($V_{GS} = -4.5 \text{ V}$, $I_D = -0.75 \text{ A}$)	R _{DS(on)}		0.148 0.235	0.180 0.280	Ω
DYNAMIC CHARACTERISTICS					
Input Capacitance $(V_{DS} = -5 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz})$	C _{iss}		165		pF
Output Capacitance $(V_{DS} = -5 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz})$	C _{oss}		110		
Reverse Transfer Capacitance (V _{DS} = -5 V, V _{GS} = 0 V, f = 1.0 MHz)	C _{rss}		35		
SWITCHING CHARACTERISTICS (Note 2)	·	•	•	•	•
Turn–On Delay Time $(V_{DD} = -15 \text{ V}, I_D = -1 \text{ A}, V_{GS} = -5 \text{ V}, R_G = 2.5 \Omega)$	t _{d(on)}		7.0		ns
Rise Time $(V_{DD} = -15 \text{ V}, I_D = -1 \text{ A}, V_{GS} = -5 \text{ V}, R_G = 2.5 \Omega)$	t _r		9.0		
Turn–Off Delay Time $(V_{DD}=-15~V,~I_{D}=-1~A,~V_{GS}=-5~V,~R_{G}=2.5~\Omega)$	t _{d(off)}		9.0		
Fall Time $(V_{DD} = -15 \text{ V}, \text{ I}_{D} = -1 \text{ A}, \text{ V}_{GS} = -5 \text{ V}, \text{ R}_{G} = 2.5 \Omega)$	t _f		3.0		
Total Gate Charge $(V_{DS} = -15 \text{ V}, V_{GS} = -5 \text{ V}, I_D = -0.8 \text{ A})$	Q _{tot}		2.5		nC
Gate–Source Charge $(V_{DS} = -15 \text{ V}, V_{GS} = -5 \text{ V}, I_D = -0.8 \text{ A})$	Q _{gs}		0.75		
Gate–Drain Charge $(V_{DS} = -15 \text{ V}, V_{GS} = -5 \text{ V}, I_D = -0.8 \text{ A})$	Q _{gd}		1.0		
BODY-DRAIN DIODE RATINGS (Note 1)	-	1			_
Diode Forward On–Voltage (Note 2) $(I_S = -0.6 \text{ A}, V_{GS} = 0 \text{ V})$ $(I_S = -0.6 \text{ A}, V_{GS} = 0 \text{ V}, T_J = 150^{\circ}\text{C})$	V _{SD}		-0.8 -0.6	-1.0	V
Reverse Recovery Time	t _{rr}		13.5		ns
$(I_S = -1 \text{ A, } dI_S/dt = 100 \text{ A/}\mu\text{s, V}_{GS} = 0 \text{ V})$	t _a		10.5		
	t _b		3.0		
Reverse Recovery Stored Charge (I _S = -1 A, dI _S /dt = 100 A/μs, V _{GS} = 0 V)	Q _{RR}		0.008		μС

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On–Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Temperature




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge






Figure 9. Resistive Switching Time Variation versus Gate Resistance

Figure 10. Diode Forward Voltage versus Current

PACKAGE DIMENSIONS

SOT-23 (TO-236)CASE 318-08 **ISSUE AL**







NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: INCH.


 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
- 318–01 THRU –07 AND –09 OBSOLETE, NEW STANDARD 318–08.

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.89	1.00	1.11	0.035	0.040	0.044
A1	0.01	0.06	0.10	0.001	0.002	0.004
b	0.37	0.44	0.50	0.015	0.018	0.020
С	0.09	0.13	0.18	0.003	0.005	0.007
D	2.80	2.90	3.04	0.110	0.114	0.120
E	1.20	1.30	1.40	0.047	0.051	0.055
е	1.78	1.90	2.04	0.070	0.075	0.081
L	0.35	0.54	0.69	0.014	0.021	0.029
HE	2.10	2.40	2.64	0.083	0.094	0.104

STYLE 21:

- PIN 1. GATE 2. SOURCE
 - DRAIN

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and was registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.